Single Cycle CPU

A 32-bit CPU based on the 32-bit MIPS instruction set. Implemented with R and I type instruction set.

Status: Deployed
System: 10/10 Online
Final Assembly
Live_Capture
System_01

Description

System_02

Design

System_03

How It Works

System_04

Demonstration