Single Cycle CPU

A 32-bit CPU based on the 32-bit MIPS instruction set. Implemented with R and I type instruction set.

Status: Deployed

System: 10/10 Online

Live_Capture

System_01

Description

Status NOMINAL_VOLTAGE

OPEN LOG

System_02

Design

Status NOMINAL_VOLTAGE

OPEN LOG

System_03

How It Works

Status NOMINAL_VOLTAGE

OPEN LOG

System_04

Demonstration

Status NOMINAL_VOLTAGE

OPEN LOG